Design of High Speed and Energy Efficient Chip-to-Chip Transceivers

Primary supervisor

Additional information

Contact admissions office

Other projects with the same supervisor


  • Directly Funded Project (European/UK Students Only)
This research project has funding attached. Funding for this project is available to citizens of a number of European countries (including the UK). In most cases this will include all EU nationals. However full funding may not be available to all applicants and you should read the full department and project details for further information.

Project description

This research is FULLY funded (for UK and European students) and relates to a multi-partner European H2020 project in the area of High Performance Computing, which aims to unprecedentedly increase the computational power of today???s high performance computers. This post offers, therefore, the opportunity to be part of this ambitious yet pragmatic research effort towards Exascale computing working with a diverse and enthusiastic team of software developers, computer architects, and chip designers.

The principal aim of the post is to develop a new interface type for chip-to-chip communication considering the stringent requirements of exascale systems requiring intra-node throughput of 10 Tb/s with energy consumption less than 1 pJ/bit. The strategy is to combine circuit design techniques with data encoding schemes to offer superior solutions that ultimately span more than one communication layer. This approach allows for more flexible energy, performance and reliability tradeoffs both at the physical and transport layers of the design abstraction, thereby exploring and exploiting a larger design space to further improve performance and energy efficiency. The successful candidate will develop and design a power efficient transceiver, investigating digital and beyond communication schemes over different types of media including silicon interposers and organic substrates. The proposed novel solutions will be incorporated in the high performance computing node developed within the EuroEXA project.

The successful candidate should have a BS or MSc qualification Electrical, Electronic, and/or Computer engineering and should meet the minimum entry requirements of the School. Expertise in analogue VLSI design and/or mixed signal circuit design and simulations is essential. Experience of Cadence/Synopsys EDA IC design tools and mixed signal circuit design flows are also highly desirable.

Interested candidates are encouraged to submit their applications using the on-line application system as soon as possible. Applications will be accepted until the position is filled and no later than December 22, 2017.

Person specification

For information


Applicants will be required to evidence the following skills and qualifications.

  • You must be capable of performing at a very high level.
  • You must have a self-driven interest in uncovering and solving unknown problems and be able to work hard and creatively without constant supervision.


Applicants will be required to evidence the following skills and qualifications.

  • You will possess determination (which is often more important than qualifications) although you'll need a good amount of both.
  • You will have good time management.


Applicants will be required to address the following.

  • Discuss your final year Undergraduate project work - and if appropriate your MSc project work.
  • How well does your previous study prepare you for undertaking Postgraduate Research?
  • Comment on your transcript/predicted degree marks, outlining both strong and weak points.
  • Why do you believe you are suitable for doing Postgraduate Research?
▲ Up to the top